Abstruct-This paper presents a two-stage, compact, powerefficient 3 V CMOS operational amplifier with rail-to-rail input and output ranges. Because of its small die area of 0.04 mm', it is very suitable as a VLSI library cell. The floating class-AB control is shifted into the summing circuit, which results in a noise and offset of the amplifier which are comparable to that of a three stage amplifier. A floating current source biases the combined summing circuit and the class-AB control. This current source has the same structure as the class-AB control which provides a power-supply-independent quiescent current. Using the compact architecture, a 2.6 MHz amplifier with Miller compensation and a 6.4 MHz amplifier with cascoded-Miller compensation has been realized. The opamps have, respectively, a bandwidth-to-supplypower ratio of 4 MHdmW and 11 MHdmW for a capacitive load of 10 pF.
I. INTRODUCTION
HE design of low-cost mixed/mode VLSI systems re-T quires compact, power-efficient library cells. Digital library cells fully benefit from the continuing down-scaling of CMOS processes as well as from the ongoing reduction of the supply voltage. The down-scaling of processes results in smaller digital cells, because these cells can be designed using minimum-length components. The power consumption of digital cells is reduced by using a lower supply voltage [I] . In contrast to digital cells, analog library cells, such as the operational amplifier, cannot be designed using minimum-length components, for reasons of gain, offset etc. Furthermore, a lower supply voltage does not necessarily decrease the dissipation of the cell because it often leads to more complex designs, resulting in a larger quiescent current. To obtain compact, low-voltage, power-efficient analog cells, simple library cells with good performance need to be developed.
A two-stage opamp is very suitable to obtain a compact design. Published two-stage rail-to-rail opamps, however, contain complex class-AB output stages, which use large die area [2] , [3] . Moreover, the class-AB control contributes significantly to the noise and offset of the amplifier. Very recently, an operational amplifier which overcomes the aforementioned problems has been described in [4]. This amplifier, however, uses a complex floating current source to bias the summing circuit and the class-AB control. The transconductance of the input stage varies strongly with the common-mode input voltage, which impedes an optimal frequency compensation. Moreover, the quiescent current in the output transistors depends on supply voltage variations.
In this paper a compact, two-stage, 3 V CMOS opamp with rail-to-rail input and output ranges will be presented. Because of its small die area, it is very suitable as a VLSI library cell. The opamp contains a constant-g,, rail-to-rail input stage and a simple class-AB output stage. To save die area, the class-AB driver circuit has been incorporated in the folded-cascoded summing circuit of the rail-to-rail input stage. The floating architecture of the class-AB driver prevents that it contributes to the noise and offset of the amplifier. This makes the input offset and noise of the amplifier comparable to those of a threestage amplifier. The combined summing circuit and class-AB control is biased by a simple floating current source which has the same structure as the class-AB control, resulting in a quiescent current which is independent of the supply voltage.
Using the compact opamp, two designs with different types of frequency compensation have been realized. The first opamp is compensated using the well-known Miller splitting technique [5] , resulting in a unity-gain frequency of 2.6 MHz. The second opamp is compensated by inserting the folded-cascode of the summing circuit in the Miller loop, which increases the unity-gain frequency up to 6.4 MHz. The compact design of the opamps provides a low-power consumption of 0.5 mW at a 3 V supply voltage. Both opamps occupy 0.04 mm2.
The constant-g, rail-to-rail input stage and class-AB driver circuit are described in Section I1 and Section 111, respectively.
Section IV describes the topology of the compact opamp. The overall design and the frequency compensation are described in Section V. The realizations and measurement results are discussed in Section VI. Finally, some conclusions are drawn in Section VII.
CONSTANT-GM RAIL-TO-RAIL INPUT STAGE
In order to obtain a reasonable signal-to-noise ratio in lowvoltage design, the input stage should be able to deal with common-mode input voltages from rail-to-rail. This can be achieved by placing an N-channel and a P-channel differential input pair in parallel, as is shown in Fig. 1 [5] . The N-channel input pair, M I -M2, is able to reach the positive supply rail while the P-channel input pair, M3 -M4, is able to reach voltage is smaller than \is&, + lisn + 21i1.,,t.
the negative supply rail. This input stage requires a supply voltage of at least:
Common-mode input range of the rail-to-rail input stage. The supply where V, , , and Vgsp are the gate-source voltage of an Nchannel and the gate-source voltage of a P-channel transistor, respectively. Vdsat is the voltage across a current source which is necessary to ensure that it operates as a current source. If the supply voltage is below Kup,mi,, the input stage ceases to operate in the middle of the common-mode input range, as is shown in Fig. 2. A drawback of the rail-to-rail input stage is that its y , , varies by a factor of two over the common-mode input range, as shown in Fig. 3 . This large variation of the g, impedes an optimal frequency compensation [5] . An optimal frequency compensation requires a constant yln of the input stage. In order to obtain a constant y , over the common-mode input range, the gm at the lower and upper part of the commonmode input range has to be increased by a factor of two. Since the g, of a MOS transistor operating in strong inversion is proportional to the square-root of its drain current, the tailcurrent of the actual active input pair could be increased by a factor of four. This principle is realized in the circuit as shown in Fig. 4 [6] . The gm-control is implemented by means of two current switches, M5 and Mg, and two current mirrors, MG -M7 and
each with a gain of three. The principles of the yTncontrol can be best understood by dividing the common-mode input range into three parts.
If low common-mode input voltages are applied, i.e., voltages between VSS and VSS + 1 V, only the P-channel input pair operates. The N-channel current switch conducts while the P-channel one is off. The N-channel current switch takes away the current Irefl and directs it to the current mirror, MG -M7, where it is multiplied by a factor three and added to ire^. Since Irefl and Ire= are equal, the tail-current of the P-channel input equals 41r,f. i.e., voltages between VSS + 1.3 V and VDD -1.3 V, the P-channel as well as the N-channel input pair operate. Now, both current switches are off. The result is that the tail currents of the N-channel input pair and that of the P-channel input pair are equal to Iref.
If high common-mode input voltages are applied, i.e., voltages between VDD -1 V and VDD, only the N-channel input pair operates. The P-channel current switch conducts while the N-channel current switch is off. The P-channel current switch takes away the current Ires and feeds it into the current mirror, MS -M I O , where it is multiplied by a factor 3 and added to the current Irefl. The result is that the tail-current of the N-channel input pair equals 41,,f.
It can be calculated that for each part of the common-mode input range the g, is given by:
where p is the mobility of the charge carriers, CO, is the normalized oxide capacitance, W and L are the width and the length of a transistor, respectively. The subscripts N and P refer to an N-channel or P-channel input transistor, respecti vel y . From (2) it can be observed that for a constant gm the W' over L ratios of the P-channel and the N-channel input pair have to obey the following relation:
If the ratio ~~$ 7 over p p differs from its nominal value because of process variations, the Q~~ will have an additional variation. For example if p ,~ over ~i p changes about 1S%, the additional variation will be approximately 7.5%.
It can be concluded that the gm is approximately constant over the common-mode input range except for two take-over ranges, i.e., common-mode input voltages between VSS + 1 V and L's~ + 1.3 V and common-mode input voltages between VDD -1.3 V and VDD -1 V, where the gm varies only IS%, as is shown in Fig. 3 . In the take-over ranges the current through one of the current switches changes from 0 to Iref. or vice versa.
The offset of the rail-to-rail input stage changes over the common-mode input range because the N-channel input pair and the P-channel input pair have, in general, a different offset. This change in offset limits the CMRR of the input stage, since it is defined as the change of offset relative to the change in common-mode input voltage. To maximize the CMRR the change of offset should be spread out over a large part of the common-mode input range. In this circuit, the change of offset is spread out over the two take-over ranges of the current-switches. This allows a relatively large CMMR for these types of input stages.
At supply voltages below 2.9 V both current switches might conduct at the same common-mode input voltage. To prevent the positive feedback loop, A45 -Mlo, from becoming active. is biased by M31. At supply voltages lower than 2.9 V, the differential pair gradually tums off M8. Thus, the gate-voltage of the N-channel current switch moves towards the positive supply rail. This means that the current switch is always off at supply voltages below 2.9 V. In this way the positive feedback loop can never become active.
The current mirror, A411 -M14, together with the folded cascodes, i W l j -M 1 6 , form a summing circuit. This summing circuit adds the signals coming from the complementary railto-rail input stage.
RAIL-TO-RAIL CLASS-AB OUTPUT STAGE
To make efficient use of the supply voltage and supplycurrent, an opamp requires class-AB biased output transistors connected in a common-source configuration. Moreover, the class-AB control should be compact to efficiently use die area.
The compact class-AB output stage is shown in Fig. S [7] . It consists of two common-source connected output transistors, M25 and Adz,, which are directly driven by two in-phase signal currents, Ilnl and Iln2. The floating class-AB control is formed by M l g and Mzo. The stacked diode-connected transistors, M23 -M 2 4 and M21 -M22, bias the gates of the class-AB transistors M 1 9 and M20, respectively. As was shown in the previous section the minimum required supply voltage is limited by the demand for a fully rail-to-rail common-mode input range. Therefore, two stacked gate-source voltages are allowed in the class-AB output stage. The floating class-AB control transistors, the stacked diodeconnected transistors and the output transistors set up two translinear loops M20. M21, MZ2, and h l l g , M23, M24, M26, which determine the quiescent current in the output transistors. The class-AB action is performed by keeping the voltage between the gates of the output transistors constant. Suppose the in-phase signal current sources, I i n l and I i n 2 , are pushed into the class-AB output stage. As a result, the current of the P-channel class-AB transistor, M20, increases while the current in the N-channel class-AB transistors, M 1 9 , decreases by the same amount. Consequently, the gate-voltages of both the output transistors move up. Thus the output stage pulls a current from the output node. This action continues until the current through the P-channel class-AB transistor is equal to 1t,7. Now, the current of the P-channel output transistor is kept at a minimum value, which can be set by W over L ratios of the class-AB control transistors. Note that the current through the N-channel output transistor is still able to increase. A similar discussion can be held when input signals are pulled from the class-AB output stage. is only determined by the input transistors, A 4 1 -M 4 , and by and by Ib3 -IbbJ. The price to pay is more die area and a lower unity-gain frequency. In general, more stages result in a lower unity-gain frequency of the opamp. If nested Miller compensation is used, the unity-gain frequency decreases by a factor Of two [ 5 ] . The die area is increased not only because an additional stage is needed, but also because additional capacitors, Cnr3 and C,zfi7 are needed to compensate the oPamP. These capacitors, which are normall!, of the order of several PFs, OCCUPY considerable die area.
An alternative way to reduce the noise and offset contribution of the class-AB control, without the cost of die area and a loss of unity-gain frequency, is to shift the floating class-AB A drawback of the Class-AB control is that the quiescent current of the output transistors depends on supply voltage variations. The supply voltage variations are directly put. by the gate-source voltages of the output transistors, across the finite output impedances of the floating class-AB transistors. The result is a power-supply dependent variation of the quiescent current.
Iv. TOPOLOGY OF THE OPAMP
In the previous sections the rail-to-rail input stage and the rail-to-rail class-AB output stage have been described. In this section the overall topology of the operational amplifier will be described.
The and Ib3 -Ib4 of the summing circuit , also the bias current sources of the class-AB control, and Ib7, contribute to the noise and offset of the amplifier. These bias sources contribute significantly to the input offset and noise, because the current gain between the bias sources of the class-AB control and the drain currents of the input transistors is equal to one.
control, M l g and M~o ,
into the summing circuit, AI11 -M 1 6 , as is shown in Fig. 8 . The floating class-AB control is biased by the cascodes of the summing circuit. Now, the noise and offset of the amplifier are mainly determined by the input transistors and the summing circuit. This is also the case in the three stage amplifier as is shown in Fig. 7 . The opamp is even smaller than the two-stage cascaded operational amplifier, as is shown in Fig. 6 , because the bias sources of the c l a w AB control have been eliminated. Note that for reasons of simplicity, the C,lrl and C,bl2 have been omitted.
A drawback of shifting the class-AB control into the summing circuit is that the quiescent current of the output transistors depends on the common-mode input voltage. When the common-mode input voltage varies, the tail currents of the input pairs, and therefore the currents through the cascodes, change. The result is that the bias current of the class-AB control, and consequently the quiescent current of the output transistors, depends on the common-mode input voltage. This problem can be overcome by using a summing circuit with two current mirrors, M 1 1 -I d 1 4 and M 1 5 -M 1 8 , which are biased by two separate current sources, Ib3 and Ib4. as is shown in Fig. 9 . Both sides of each current mirror are loaded by equal common-mode currents, coming from the input stage, A drawback of the separate biased current mirrors is that the bias current sources of the current mirrors contribute to the noise of the amplifier because the current gain between the current sources and the drain currents of the input transistors is equal to one. Mismatch in the bias current sources will also contribute to the offset of the amplifier. To overcome these problems the current mirrors are biased by a floating current source, I63, as is shown in Fig. 10 . Because of the floating architecture of the current source, it does not contribute to the noise and offset of the amplifier [8], [9] .
As described in Section 111, the class-AB control, and therefore the quiescent current in the output transistors, suffers from supply voltage variations. To make the quiescent current of the output transistors insensitive to supply voltage variations, the floating current source should have the same supply voltage dependency as the class-AB control. Fig. 11 shows the amplifier with a practical realization of such a floating current source, -~1428. The floating current source has the same structure as the floating class-AB control. The value of the current source is set by two translinear loops, M11, MZ1, M 2 2 , 1142~ and ~2117, 1Vf23, 11,124, hl27. The because an increase of the gate-source voltage of one mirror compensates for a decrease in the other mirror. The result is that the current of the floating-current source vanes only 5%# over the full common-mode input range, as is shown in Fig. 12 .
-M28, has the same structure as the class-AB driver circuit, hflg -.bf20, the supply voltage dependency of the current mirror compensates for the supply voltage dependency of the class-AB driver. The result is a quiescent current which is insensitive to supply voltage variations.
Since the floating current source, Fig. 16 . The opamp has a unity-gain frequency of 2.6 MHz, with a load capacitor of 10 pF. The unity-gain phase margin is 66'. Miller compensation has a small signal-settling time 180 ns, for the same accurracy of 1%, capacitive load and step. The large signal step response of the opamps is shown in Fig. 18 . At high output currents, the cascoded-Miller compensation could give rise to peaking [ 111. However, at the maximum output current of this opamp, which has a value of 3 mA, the peaking is negligible. If the operational amplifier has to drive output currents much larger than 3 mA, the amplifier with Miller compensation should be used.
A list of specifications is given in Table I . The minimum supply voltage is 2.5 V. At this voltage both opamps dissipate only 0.45 mW. At supply voltages between 2.5 and 2.9 V the opamp is able to deal with common-mode voltages in the range from L& -0.4 V to VDD -1.4 V. At supply voltages above 2.9 V, the opamps are able to deal with common-mode input voltages from rail-to-rail, or even beyond the rails. The common-mode input range is from VSS -0.4 V to ID, + 0.5 V. The maximum supply voltage is 6 V and is determined by the process. The gain of both opamps is approximately 85 dB. The gain can be increased by applying gain boosting techniques to the cascodes M14 and MI6 of the amplifiers as shown in Figs. 13 and 14 [12] . The offset of both opamps is about 5 mV, which is comparable to that of three-stage operational amplifiers. The offset can be reduced, to values of about 2 a 3 mV, by increasing the area of the input transistors and by using common-centroid layout structures. The CMRR of the opamps is determined by the change of offset relative to the change in common-mode input voltage. The offset changes gradually during the take-over ranges, i.e., The simple design of the opamp results in a very small die area of 0.04 mm2. In spite of its simplicity it shows a very good performance. The offset and noise of the compact opamp are comparable to that of a three stage amplifier, because the floating class-AB control is shifted into the summing circuit. The summing circuit is biased by a floating current source which has the same structure as the class-AB control, resulting in a quiescent current which is independent of the supply voltage.
Using the compact amplifier, two designs have been realized. The key difference in the designs is in the frequency compensation scheme. The first design is compensated using Miller compensation. This results in a bandwidth-to-supply power ratio of 4 MHz/mW. The second amplifier is compensated using the cascoded Miller compensation, resulting in a bandwidth-to-supply-power ratio of 1 1 MHz/mW. and common-voltages between VDD -1.3 V and VDD -1 V, of the current switches. Moreover, the change offset is spread out over two take-over ranges. In each take-over range the offset changes about 2 mV. The result is CMRR of 43 dB in the take-over ranges of the current switches. It increases up to 70 dB, in the other parts of the common-mode input voltage.
VII. CONCLUSION
A two stage compact operational amplifier with rail-torail input and output ranges has been presented. The opamp contains a rail-to-rail input stage with a g,-control with threetimes current mirrors and simple class-AB control. The g, of the input stage varies only 15% over the common-mode input 
